CERESResearch Repository

Versatile UAV hardware platform for accelerating indoor aerial navigation research

dc.contributor.authorDeliparaschos, Kyriakos M.
dc.contributor.authorHuang, Xuefei
dc.contributor.authorNeofytou, Michalis
dc.contributor.authorLoizou, Savvas G.
dc.contributor.authorZolotas, Argyrios
dc.date.accessioned2026-05-20T12:22:11Z
dc.date.available2026-05-20T12:22:11Z
dc.date.freetoread2026-05-20
dc.date.issued2026-12-31
dc.date.pubOnline2026-03-25
dc.description.abstractThis study presents a bespoke hardware platform for indoor navigation, featuring a quadrotor equipped with an FZ3 card incorporating the AMD (formerly Xilinx) Zynq UltraScale+ ZU3EG MPSoC as the onboard computer. A core component of this platform is a field programmable gate array (FPGA) module specifically designed to efficiently compute Delaunay triangulations, enabling enhanced spatial awareness and real-time surface reconstruction. The onboard computer communicates with the flight controller, inertial measurement unit (IMU), ultra-wideband (UWB) localisation system, stereo camera, light detection and ranging (LiDAR) and ultrasonic sensors via robotic operating system (ROS) 2. The primary objective is to develop a cost-effective, modular unmanned aerial vehicle (UAV) system that can be adapted for a range of indoor navigation applications. The modular design supports different onboard computer platforms and sensor configurations, allowing researchers to easily customise the system for various experiments. By providing a practical framework for precise indoor navigation, this platform addresses the limitations of simulated, simplified laboratory setups, accelerating prototyping and supporting the deployment of UAVs in complex real-world environments. This work explores the UAV’s hardware architecture, the implementation of the Delaunay triangulation core on the FPGA system-on-chip (SoC), the ROS 2-based communication system and includes a detailed mass analysis and power estimation.
dc.description.journalNameThe Aeronautical Journal
dc.format.extentpp. xx-xx
dc.identifier.citationDeliparaschos KM, Huang X, Neofytou M, et al., (2026) Versatile UAV hardware platform for accelerating indoor aerial navigation research. The Aeronautical Journal, Available online 25 March 2026en_UK
dc.identifier.eissn2059-6464
dc.identifier.elementsID870123
dc.identifier.issn0001-9240
dc.identifier.urihttps://doi.org/10.1017/aer.2026.10143
dc.identifier.urihttps://dspace.lib.cranfield.ac.uk/handle/1826/25244
dc.languageEnglish
dc.language.isoen
dc.publisherCambridge University Press (CUP)en_UK
dc.publisher.urihttps://www.cambridge.org/core/journals/aeronautical-journal/article/versatile-uav-hardware-platform-for-accelerating-indoor-aerial-navigation-research/AD6B797810C5E4B7509CA4B1C5FFCE60
dc.rightsAttribution 4.0 Internationalen
dc.rights.urihttp://creativecommons.org/licenses/by/4.0/
dc.subjectUAS testbedsen_UK
dc.subjectnavigationen_UK
dc.subjectFPGA SoCen_UK
dc.subjecthigh-level synthesisen_UK
dc.subjectDelaunay triangulationen_UK
dc.subjectROS 2en_UK
dc.subject40 Engineeringen_UK
dc.subject4009 Electronics, Sensors and Digital Hardwareen_UK
dc.subject7 Affordable and Clean Energyen_UK
dc.subjectAerospace & Aeronauticsen_UK
dc.subject35 Commerce, management, tourism and servicesen_UK
dc.titleVersatile UAV hardware platform for accelerating indoor aerial navigation researchen_UK
dc.typeArticle
dc.type.subtypeJournal Article
dcterms.dateAccepted2026-01-22

Files

Original bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
Versatile_UAV_hardware-2026.pdf
Size:
1.86 MB
Format:
Adobe Portable Document Format
Description:
Published version

License bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
license.txt
Size:
1.63 KB
Format:
Plain Text
Description: